## FEATURES

Integrated I/Q demodulator with IF VGA amplifier
Operating IF frequency $50 \mathbf{~ M H z}$ to $1000 \mathbf{~ M H z}$
( $\mathbf{3} \mathbf{~ d B}$ IF BW of $\mathbf{5 0 0} \mathbf{~ M H z}$ driven from $R_{s}=200 \Omega$ )
Demodulation bandwidth 75 MHz
Linear-in-decibel AGC range 44 dB
Third-order intercept
IIP3 +28 dBm @ minimum gain ( $\mathrm{F}_{\mathrm{IF}}=\mathbf{3 8 0} \mathbf{~ M H z}$ )
IIP3-8 dBm @ maximum gain ( $\mathrm{F}_{\mathrm{IF}}=\mathbf{3 8 0} \mathbf{~ M H z}$ )
Quadrature demodulation accuracy
Phase accuracy $0.5^{\circ}$
Amplitude balance 0.25 dB
Noise figure 11 dB @ maximum gain ( $\mathrm{F}_{\mathrm{IF}}=\mathbf{3 8 0} \mathbf{~ M H z}$ )
LO input - 10 dBm
Single supply 2.7 V to 5.5 V
Power-down mode
Compact, 28-lead TSSOP package

## APPLICATIONS

## QAM/QPSK demodulator

W-CDMA/CDMA/GSM/NADC
Wireless local loop
LMDS

## GENERAL DESCRIPTION

The AD8348 is a broadband quadrature demodulator with an integrated intermediate frequency (IF), variable gain amplifier (VGA), and integrated baseband amplifiers. It is suitable for use in communications receivers, performing quadrature demodulation from IF directly to baseband frequencies. The baseband amplifiers are designed to interface directly with dual-channel ADCs, such as the AD9201, AD9283, and AD9218, for digitizing and postprocessing.

The IF input signal is fed into two Gilbert cell mixers through an X-AMP ${ }^{\circledR}$ VGA. The IF VGA provides 44 dB of gain control. A precision gain control circuit sets a linear-in-decibel gain characteristic for the VGA and provides temperature compensation. The LO quadrature phase splitter employs a divide-by- 2 frequency divider to achieve high quadrature accuracy and amplitude balance over the entire operating frequency range.

Optionally, the IF VGA can be disabled and bypassed. In this mode, the IF signal is applied directly to the quadrature mixer inputs via the MXIP and MXIN pins.

[^0]Separate I- and Q-channel baseband amplifiers follow the baseband outputs of the mixers. The voltage applied to the VCMO pin sets the dc common-mode voltage level at the baseband outputs. Typically, VCMO is connected to the internal VREF voltage, but it can also be connected to an external voltage. This flexibility allows the user to maximize the input dynamic range to the ADC. Connecting a bypass capacitor at each offset compensation input (IOFS and QOFS) nulls dc offsets produced in the mixer. Offset compensation can be overridden by applying an external voltage at the offset compensation inputs.

The mixers' outputs are brought off-chip for optional filtering before final amplification. Inserting a channel selection filter before each baseband amplifier increases the baseband amplifiers' signal handling range by reducing the amplitude of high level, out-of-channel interferers before the baseband signal is fed into the I/Q baseband amplifiers. The single-ended mixer output is amplified and converted to a differential signal for driving ADCs.

## AD8348

## TABLE OF CONTENTS

Features .....  1
Applications .....  1
Functional Block Diagram ..... 1
General Description .....  1
Revision History .....  .2
Specifications .....  3
Absolute Maximum Ratings .....  .6
ESD Caution .....  6
Pin Configuration and Function Descriptions. ..... 7
Equivalent Circuits .....  9
Typical Performance Characteristics ..... 11
VGA and Demodulator ..... 11
Demodulator Using MXIP and MXIN. ..... 14
Final Baseband Amplifiers ..... 15
VGA/Demodulator and Baseband Amplifier ..... 16
Theory of Operation ..... 18
VGA ..... 18
Downconversion Mixers ..... 18
Phase Splitter ..... 18
I/Q Baseband Amplifiers. ..... 18
REVISION HISTORY
4/06-Rev. 0 to Rev. A
Updated Format Universal
Changes to Specifications ..... 3
Changes to IF Inputs Section ..... 20
Changes to Evaluation Board Section. ..... 23
Changes to Table 6 ..... 27
Changes to Ordering Guide ..... 28
8/03-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{LO}}=380 \mathrm{MHz}, \mathrm{F}_{\text {IF }}=381 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-10 \mathrm{dBm}, \mathrm{R}_{\mathrm{S}}(\mathrm{LO})=50 \Omega, \mathrm{R}_{\mathrm{S}}($ IFIP and MXIP/MXIN$)=200 \Omega$, unless otherwise noted.
Table 1.


## AD8348



| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER-UP CONTROL |  |  |  |  |  |
| ENBL Threshold Low | Low = standby | 0 | $\mathrm{V}_{\mathrm{s}} / 2$ | 1 | V |
| ENBL Threshold High | High = enable | $\mathrm{V}_{\mathrm{s}}-1$ | $\mathrm{V}_{5} / 2$ | $\mathrm{V}_{\mathrm{s}}$ | V |
| Input Bias Current |  |  | 2 |  | $\mu \mathrm{A}$ |
| Power-Up Time | Time for final baseband amplifiers to be within $90 \%$ of final amplitude |  | 45 |  | $\mu \mathrm{s}$ |
| Power-Down Time | Time for supply current to be $<10 \%$ of enabled value |  | 700 |  | ns |
| POWER SUPPLIES | VPOS1, VPOS2, VPOS3 |  |  |  |  |
| Voltage |  | 2.7 |  | 5.5 | V |
| Current (Enabled) | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\text {ENBL }}=5 \mathrm{~V}$ | 38 | 48 | 58 | mA |
| Current (Standby) | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\text {ENBL }}=0 \mathrm{~V}$ |  | 75 |  | $\mu \mathrm{A}$ |

[^1]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage on VPOS1, VPOS2, VPOS3 Pins | 5.5 V |
| LO Input Power | $10 \mathrm{dBm}($ re: $50 \Omega$ ) |
| IF Input Power | $18 \mathrm{dBm}($ re: $200 \Omega$ ) |
| Internal Power Dissipation | 450 mW |
| $\theta_{\mathrm{JA}}$ | $68^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec$)$ | $300^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

| LOIP 1 | AD8348 TOP VIEW (Not to Scale) | 28 LOIN |
| :---: | :---: | :---: |
| VPOS1 2 |  | 27 COM 1 |
| IOPN 3 |  | 26 QOPN |
| IOPP 4 |  | 25 QOPP |
| VCMO 5 |  | 24 ENVG |
| IAIN 6 |  | 23 QAIN |
| сом3 7 |  | 22 COM3 |
| IMXO 8 |  | 21 QMXO |
| COM2 9 |  | 20 vPOS3 |
| IFIN 10 |  | 19 MXIN |
| IFIP 11 |  | 18 MXIP |
| VPOS2 12 |  | 17 VGIN |
| IOFS 13 |  | 16 QOFS |
| VREF 14 |  | 15 ENBL |

Figure 2. 28-Lead TSSOP Pin Configuration

Table 3. Pin Function Descriptions-28-Lead TSSOP

| Pin No. | Mnemonic | Description | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| 1,28 | LOIP, LOIN | LO Inputs. For optimum performance, these inputs should be ac-coupled and driven differentially. Differential drive from single-ended sources can be achieved via a balun. To obtain a broadband $50 \Omega$ input impedance, connect a $60.4 \Omega$ shunt resistor between LOIP and LOIN. Typical input drive level is equal to -10 dBm . | A |
| 2,12, 20 | VPOS1, VPOS2, VPOS3 | Positive Supply for LO, IF, and Biasing and Baseband Sections, Respectively. These pins should be decoupled with $0.1 \mu \mathrm{~F}$ and 100 pF capacitors. |  |
| 3,4,25, 26 | IOPN, IOPP, QOPP, QOPN | I - and Q-Channel Differential Baseband Outputs. Typical output swing is equal to 2 V p-p differential. The dc common-mode voltage level on these pins is set by the voltage on VCMO. | B |
| 5 | VCMO | Baseband DC Common-Mode Voltage. The voltage applied to this pin sets the dc common-mode levels for all the baseband outputs and inputs (IMXO, QMXO, IOPP, IOPN, QOPP, QOPN, IAIN, and QAIN). This pin can be connected either to VREF or to a reference voltage from another device (typically an ADC). | C |
| 6,23 | IAIN, QAIN | I- and Q-Channel Baseband Amplifier Inputs. The single-ended signals on these pins are referenced to VCMO and must have a dc bias equal to the dc voltage on the VCMO pin. If IMXO (QMXO) is dc-coupled to IAIN (QAIN), biasing will be provided by IMXO (QMXO). If an ac-coupled filter is placed between IMXO and IAIN, these pins can be biased from the source driving VCMO through a $1 \mathrm{k} \Omega$ resistor. The gain from IAIN/QAIN to the differential outputs (IOPP/IOPN and QOPP/QOPN) is 20 dB . | D |
| 7,22 | COM3 | Ground for Biasing and Baseband Sections. |  |
| 8,21 | IMXO, QMXO | I- and Q-Channel Mixer Baseband Outputs. These are low impedance ( $40 \Omega$ ) outputs whose bias levels are set by the voltage applied to the VCMO pin. These pins are typically connected to IAIN and QAIN, respectively, either directly or through a filter. Each output can drive a maximum current of 2.5 mA . | H |
| 9 | COM2 | IF Section Ground. |  |
| 10, 11 | IFIN, IFIP | IF Inputs. IFIN should be ac-coupled to ground. The single-ended IF input signal should be ac-coupled into IFIP. The nominal differential input impedance of these pins is $200 \Omega$. For a broadband $50 \Omega$ input impedance, a minimum-loss $L$ pad should be used; RsERES $=174 \Omega$, $R_{\text {shunt }}=57.6 \Omega$. This provides a $200 \Omega$ source impedance to the IF input. However, the AD8348 does not necessarily require a $200 \Omega$ source impedance, and a single shunt $66.7 \Omega$ resistor can be placed between IFIP and IFIN. | E |
| 13,16 | IOFS, QOFS | I- and Q-Channel Offset Nulling Inputs. DC offsets on the I-channel mixer output (IMXO) can be nulled by connecting a $0.1 \mu \mathrm{~F}$ capacitor from IOFS to ground. Driving IOFS with a fixed voltage (typically a DAC calibrated such that the offset at IOPP/IOPN is nulled) can extend the operating frequency range to include dc. The QOFS pin can likewise be used to null offsets on the Q-channel mixer output (QMXO). | F |
| 14 | VREF | Reference Voltage Output. This output voltage ( 1 V ) is the main bias level for the device and can be used to externally bias the inputs and outputs of the baseband amplifiers. The typical maximum drive current for this output is 2 mA . | G |

## AD8348

| Pin No. | Mnemonic | Description | Equivalent <br> Circuit |
| :--- | :--- | :--- | :--- |
| 15 | ENBL | Chip Enable Input. Active high. Threshold is equal to V/2. <br> Gain Control Input. The voltage on this pin controls the gain on the IF VGA. The gain <br> control voltage range is from 0.2 V to 1.2 V and corresponds to a conversion gain range <br> from +25.5 dB to -18.5 dB . This is the gain to the output of the mixers (that is, IMXO and <br> QMXO). There is an additional 20 dB of fixed gain in the final baseband amplifiers (IAIN to <br> IOPP/IOPN and QAIN to QOPP/QOPN). Note that the gain control function has a negative <br> sense (that is, increasing voltage decreases gain). <br> Auxiliary Mixer Inputs. If ENVG is low, the IFIP and IFIN inputs are disabled and MXIP and <br> MXIN are enabled, allowing the VGA to be bypassed. The auxiliary mixer inputs are fully <br> differential inputs that should be ac-coupled to the signal source. <br> Active High VGA Enable. When ENVG is high, IFIP and IFIN inputs are enabled and MXIP <br> and MXIN inputs are disabled. When ENVG is low, MXIP and MXIN inputs are enabled and <br> IFIP and IFIN inputs are disabled. <br> LO Section Ground. | D |
| 24 | MXIP, MXIN | D |  |
| 27 | ENVG |  |  |

## EQUIVALENT CIRCUITS




Figure 6. Circuit D


Figure 7. Circuit E



Figure 9. Circuit $G$


Figure 11. Circuit I


Figure 10. Circuit H

## TYPICAL PERFORMANCE CHARACTERISTICS

## VGA AND DEMODULATOR



Figure 12. Mixer Gain and Linearity Error vs. VGIN, VPOS $=5$ V, $F_{\text {IF }}=380 \mathrm{MHz}$, $F_{B B}=1 \mathrm{MHz}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 13. Mixer Gain and Linearity Error vs. VGIN, $V_{\text {POS }}=5 \mathrm{~V}, F_{I F}=900 \mathrm{MHz}$, $F_{B B}=1 \mathrm{MHz}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 14. Mixer Gain and Linearity Error vs. VGIN, VPOS $=2.7$ V, $F_{I F}=380 \mathrm{MHz}$, $F_{B 8}=1 \mathrm{MHz}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$

(gp) yoyy ㅅIyㅋNㄱ

Figure 15. Mixer Gain and Linearity Error vs. VGIN, VPOS $=2.7 \mathrm{~V}, F_{I F}=900 \mathrm{MHz}$, $F_{B B}=1 \mathrm{MHz}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 16. Gain vs. $F_{I F}, V G I N=0.2 \mathrm{~V}, F_{B B}=1 \mathrm{MHz}$ Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 17. Gain vs. $F_{I F}, V G I N=1.2 \mathrm{~V}, F_{B B}=1 \mathrm{MHz}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$

## AD8348



Figure 18. Gain vs. $F_{B B,}, V G I N=0.2 \mathrm{~V}, F_{I F}=380 \mathrm{MHz}, V_{\text {POS }}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 19. Gain vs. $F_{B B,} V G I N=1.2 \mathrm{~V}, F_{I F}=380 \mathrm{MHz}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 20. Input $1 d B$ Compression Point (IP1dB) vs. VGIN, $F_{I F}=380 \mathrm{MHz}$, $F_{B B}=1 \mathrm{MHz}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 21. Input $1 d B$ Compression Point (IP1dB) vs. $V G I N, F_{I F}=900 \mathrm{MHz}$, $F_{B B}=1 \mathrm{MHz}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 22. IIP3 vs. $F_{I F}, V G I N=1.2 \mathrm{~V}, F_{B B}=1 \mathrm{MHz}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$, Tone Spacing $=20 \mathrm{kHz}$


Figure 23. IIP3 vs. $F_{I F}, V G I N=0.2 \mathrm{~V}, F_{B B}=1 \mathrm{MHz}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 24. IIP3 vs. $F_{B B,}, V G I N=1.2 \mathrm{~V}, F_{I F}=380 \mathrm{MHz}, V_{\text {POS }}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 25. IIP3 vs. $F_{B B,}, V G I N=0.2 \mathrm{~V}, F_{I F}=380 \mathrm{MHz}, V_{\text {POS }}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 26. Noise Figure vs. $F_{I F}, T=25^{\circ} \mathrm{C}, V G I N=0.2 \mathrm{~V}, F_{B B}=1 \mathrm{MHz}$


Figure 27. Noise Figure and IIP3 vs. VGIN, Temperature $=25^{\circ} \mathrm{C}$,
$F_{\text {IF }}=380 \mathrm{MHz}, F_{B B}=1 \mathrm{MHz}, V_{\text {POS }}=2.7 \mathrm{~V}$


Figure 28. Noise Figure and IIP3 vs. VGIN, Temperature $=25^{\circ} \mathrm{C}$, $F_{\text {IF }}=380 \mathrm{MHz}, F_{B B}=1 \mathrm{MHz}, V_{P O S}=5 \mathrm{~V}$


Figure 29. Noise Figure and Quadrature Phase Error IMXO/QMXO vs. LO Input Level, Temperature $=25^{\circ} \mathrm{C}, V G I N=0.2 \mathrm{~V}, \mathrm{~V}_{\text {POS }}=5 \mathrm{~V}$ for $F_{\text {IF }}=50 \mathrm{MHz}$, 380 MHz , and 900 MHz

DEMODULATOR USING MXIP AND MXIN


Figure 30. Mixer Gain vs. $F_{I F}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}, F_{B B}=1 \mathrm{MHz}$,
Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 31. Input 1 dB Compression Point vs. $F_{I F}, F_{B B}=1 \mathrm{MHz}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 32. IIP3 and Noise Figure vs. $F_{I F}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=25^{\circ} \mathrm{C}$

## FINAL BASEBAND AMPLIFIERS



Figure 33. Gain vs. $F_{B B,}, V_{V C M O}=V R E F=1 \mathrm{~V}, V_{\text {POS }}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 34. $O P 1 d B$ Compression vs. $F_{B B}, V_{V C M O}=V R E F=1 \mathrm{~V}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 35. OIP3 vs. $F_{B B,} V_{V C M O}=V R E F=1 \mathrm{~V}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 36. Noise Spectral Density

## AD8348

## VGA/DEMODULATOR AND BASEBAND AMPLIFIER



Figure 37. Quadrature Phase Error vs. $F_{I F}, V G I N=0.7 \mathrm{~V}, V_{P O S}=2.7 \mathrm{~V}, 5 \mathrm{~V}$,
Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$


Figure 38. Quadrature Phase Error vs. $F_{B B}, V G I N=0.7 \mathrm{~V}, V_{\text {POS }}=2.7 \mathrm{~V}, 5 \mathrm{~V}$, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}, F_{\text {IF }}=380 \mathrm{MHz}$


Figure 39. I/Q Amplitude Imbalance vs. $F_{B B}$, Temperature $=25^{\circ} \mathrm{C}, V_{P O S}=5 \mathrm{~V}$


Figure 40. I/Q Amplitude Imbalance vs. $F_{I F}$, Temperature $=25^{\circ} \mathrm{C}, V_{P O S}=5 \mathrm{~V}$


Figure 41. Input Impedance of IF Input vs. $F_{I F}, V G I N=0.7 \mathrm{~V}, V_{P O S}=5 \mathrm{~V}$


Figure 42. S11 of IF Input vs. $F_{\text {IF }}, F_{\text {IF }}=50 \mathrm{MHz}$ to $1 \mathrm{GHz}, V G I N=0.7 \mathrm{~V}$, $V_{\text {POS }}=5 \mathrm{~V}$ (with L Pad, with No Pad, Normalized to $50 \Omega$ )


Figure 43. Input Impedance of Mixer Input vs. $F_{I I}, V G I N=0.7 \mathrm{~V}, V_{\text {POS }}=5 \mathrm{~V}$


Figure 44. S11 of Mixer Input vs. $F_{I F}, F_{I F}=50 \mathrm{MHz}$ to 1 GHz , VGIN $=0.7 \mathrm{~V}, V_{P O S}=5 \mathrm{~V}$ (With and Without Balun)


Figure 45. Return Loss of LOIP Input vs. External LO Frequency


Figure 46. Return Loss of LO Input vs. External LO Frequency Through Balun, with Termination Resistor


Figure 47. Supply Current vs. Temperature

## THEORY OF OPERATION



Figure 48. Functional Block Diagram

## VGA

The VGA is implemented using the patented X-AMP architecture. The single-ended IF signal is attenuated in eight discrete 6 dB steps by a passive R-2R ladder. Each discrete attenuated version of the IF signal is applied to the input of a transconductance stage. The current outputs of all transconductance stages are summed together and drive a resistive load at the output of the VGA. Gain control is achieved by smoothly turning on and off the relevant transconductance stages with a temperaturecompensated interpolation circuit. This scheme allows the gain to continuously vary over a 44 dB range with linear-in-decibel gain control. This configuration also keeps the relative dynamic range constant (for example, IIP3 - NF in dB) over the gain setting; however, the absolute intermodulation intercepts and noise figure vary directly with gain. The analog voltage VGIN sets the gain. VGIN $=0.2 \mathrm{~V}$ is the maximum gain setting, and VGIN $=1.2 \mathrm{~V}$ is the minimum voltage gain setting.

## DOWNCONVERSION MIXERS

The output of the VGA drives two (I and Q) double-balanced Gilbert cell downconversion mixers. Alternatively, driving the ENVG pin low can disable the VGA, and the mixers can be externally driven directly via the MXIP and MXIN ports. At the input of the mixer, a degenerated differential pair performs linear voltage-to-current conversions. The differential output current feeds into the mixer core where it is downconverted by the mixing action of the Gilbert cell. The phase splitter provides quadrature LO signals that drive the LO ports of the in-phase and quadrature mixers.

Buffers at the output of each mixer drive the IMXO and QMXO pins. These linear, low output impedance buffers drive $40 \Omega$, temperature-stable, passive resistors in series with each output pin (IMXO and QMXO). This $40 \Omega$ should be considered when calculating the reverse termination if an external filter is inserted between IMXO (QMXO) and IAIN (QAIN). The VCMO pin sets the dc output level of the buffer. This can be set externally or connected to the on-chip 1.0 V reference, VREF.

## PHASE SPLITTER

Quadrature generation is achieved using a divide-by-2 frequency divider. Unlike a polyphase filter that achieves quadrature over a limited frequency range, the divide-by- 2 approach maintains quadrature over a broad frequency range and does not attenuate the LO. The user, however, must provide an external signal XLO that is twice the frequency of the desired LO frequency. XLO drives the clock inputs of two flip-flops that divide down the frequency by a factor of 2 . The outputs of the two flip-flops are one-half period of XLO out of phase. Equivalently, the outputs are onequarter period $\left(90^{\circ}\right)$ of the desired LO frequency out of phase. Because the transitions on XLO define the phase difference at the outputs, deviation from $50 \%$ duty cycle translates directly to quadrature phase errors.

If the user generates XLO from a $1 \times$ frequency $\left(f_{\text {REF }}\right)$ and a frequency-doubling circuit ( $\mathrm{XLO}=2 \times \mathrm{f}_{\mathrm{REF}}$ ), fundamentally there is a $180^{\circ}$ phase uncertainty between $\mathrm{f}_{\text {REF }}$ and the AD8348 internal quadrature LO. The phase relationship between $I$ and Q LO, however, is always $90^{\circ}$.

## I/Q BASEBAND AMPLIFIERS

Two (I and Q) fixed gain ( 20 dB ), single-ended-to-differential amplifiers are provided to amplify the demodulated signal after off-chip filtering. The amplifiers use voltage feedback to linearize the gain over the demodulation bandwidth. These amplifiers can be used to maximize the dynamic range at the input of an ADC following the AD8348.

The input to the baseband amplifiers, IAIN (QAIN), feeds into the base of a bipolar transistor with an input impedance of roughly $50 \mathrm{k} \Omega$. The baseband amplifiers sense the single-ended difference between IAIN (QAIN) and VCMO. IAIN (QAIN) can be dc biased by terminating it with a shunt resistor to VCMO, such as when an external filter is inserted between IMXO (QMXO) and IAIN (QAIN). Alternatively, any dc connection to IMXO (QXMO) can provide appropriate bias via the offset-nulling loop.

## ENABLE

A master biasing cell that can be disabled using the ENBL pin controls the biasing for the chip. If the ENBL pin is held low, the entire chip powers down to a low power sleep mode, typically consuming $75 \mu \mathrm{~A}$ at 5 V .

## BASEBAND OFFSET CANCELLATION

A low output current integrator senses the output voltage offset at IOPP and IOPN (QOPP and QOPN) and injects a nulling current into the signal path. The integration time constant of the offset-nulling loop is set by Capacitor COFS from IOFS (QOFS) to

## AD8348

VCMO. This forms a high-pass response for the baseband signal path with a lower 3 dB frequency of

$$
f_{\text {PASS }}=\frac{1}{2 \pi \times 2650 \Omega \times C O F S}
$$

Alternatively, the user can externally adjust the dc offset by driving IOFS (QOFS) with a digital-to-analog converter or other voltage source. In this case, the baseband circuit operates all the way down to dc ( $f_{\text {PASS }}=0 \mathrm{~Hz}$ ). The integrator output current is only $50 \mu \mathrm{~A}$ and can be easily overridden with an external voltage source. The nominal voltage level applied to IOFS (QOFS) to produce a 0 V differential offset at the baseband outputs is 900 mV .

The IOFS (QOFS) pin must be connected to either a bypass capacitor $(>0.1 \mu \mathrm{~F})$ or an external voltage source to prevent the feedback loop from oscillating.

The feedback loop will be broken at dc if an ac-coupled baseband filter is placed between the mixer outputs and the baseband amplifier inputs. If an ac-coupled filter is implemented, the user must handle the offset compensation via some external means.

## APPLICATIONS

## BASIC CONNECTIONS

Figure 49 shows the basic connections schematic for the AD8348.


Figure 49. Basic Connections Schematic

## POWER SUPPLY

The voltage supply for the AD8348, between 2.7 V and 5 V , should be provided to the +VPOSx pins, and ground should be connected to the COMx pins. Each supply pin should be decoupled separately using two capacitors whose recommended values are 100 pF and $0.1 \mu \mathrm{~F}$ (values close to these can also be used).

## DEVICE ENABLE

To enable the device, the ENBL pin should be driven to Vs. Grounding the ENBL pin disables the device.

## VGA ENABLE

Driving the voltage on the ENVG pin to Vs enables the VGA. In this mode, the MX inputs are disabled and the IF inputs are used. Grounding the ENVG pin disables the VGA and the IF inputs. When the VGA is disabled, the MX inputs should be used.

## GAIN CONTROL

When the VGA is enabled, the voltage applied to the VGIN pin sets the gain. The gain control voltage range is between 0.2 V and 1.2 V . This corresponds to a gain range between +25.5 dB and -18.5 dB .

## LO INPUTS

For optimum performance, the local oscillator port should be driven differentially through a balun. The recommended balun is M/A-COM ETC1-1-13. The LO inputs to the device should be ac-coupled, unless an ac-coupled transformer is being used. For a broadband match to a $50 \Omega$ source, a $60.4 \Omega$ resistor should be placed between the LOIP and LION pins.


Figure 50. Differential LO Drive with Balun
Alternatively, the LO port can be driven from a single-ended source without a balun (Figure 51). The LO signal is ac-coupled directly into the LOIP pin via an ac-coupling capacitor, and the LOIN pin is ac-coupled to ground. Driving the LO port from a singleended source results in an increase in both quadrature phase error and LO leakage.


Figure 51. Single-Ended LO Drive
The recommended LO drive level is between -12 dBm and 0 dBm . The LO frequency at the input to the device should be twice that of the desired LO frequency at the mixer core. The applied LO frequency range is between 100 MHz and 2 GHz .

## IF INPUTS

The IF inputs have an input impedance of $200 \Omega$. A broadband $50 \Omega$ match can be presented to the driving source through the use of a minimum-loss $L$ pad. This minimum-loss pad introduces an 11.46 dB loss in the input path and must be taken into account when calculating metrics such as gain and noise figure. Figure 42 shows the S 11 of the IF input with and without the L pad.


Figure 52. Minimum-Loss $L$ Pad for $50 \Omega$ IF Input

## MX INPUTS

The mixer inputs, MXIP and MXIN, have a nominal impedance of $200 \Omega$ and should be driven differentially. When driven from a differential source, the input should be ac-coupled to the source via capacitors, as shown in Figure 53.


Figure 53. Driving the MX Inputs from a Differential Source
If the MX inputs are to be driven from a single-ended $50 \Omega$ source, a $4: 1$ balun can be used to transform the $200 \Omega$ impedance of the inputs to $50 \Omega$ while performing the required single-ended-to-differential conversion. The recommended transformer is the M/A-COM ETK4-2T.


Figure 54. Driving the MX Inputs from a Single-Ended $50 \Omega$ Source

## BASEBAND OUTPUTS

The baseband amplifier outputs, IOPP, IOPN, QOPP, and QOPN, should be presented with loads of at least $2 \mathrm{k} \Omega$ (single-ended to ground). They are not designed to drive $50 \Omega$ loads directly. The typical swing for these outputs is 2 V p-p differential (1 V p-p single-ended), but larger swings are possible as long as care is taken to ensure that the signals remain within the lower limit of 0.5 V and the upper limit of $\mathrm{V}_{s}-1 \mathrm{~V}$ of the output swing. To achieve a larger swing, it is necessary to adjust the common-mode bias of the baseband output signals. Increasing the swing can have the benefit of improving the signal-to-noise ratio of the baseband amplifier output.

When connecting the baseband outputs to other devices, care should be taken to ensure that the outputs are not capacitively loaded by approximately 20 pF or more. Such loads could potentially overload the output or induce oscillations. The effect of capacitive loading on the baseband amplifier outputs can be mitigated by inserting series resistors of approximately $200 \Omega$.

## OUTPUT DC BIAS LEVEL

The dc bias of the mixer outputs and the baseband amplifier inputs and outputs is determined by the voltage that is driven onto the VCMO pin. The range of this voltage is typically between 500 mV and 4 V when operating with a 5 V supply.

To achieve maximum voltage swing from the baseband amplifiers, VCMO should be driven at 2.25 V ; this allows a swing of up to 7 V p-p differential (3.5 V p-p single-ended).

## INTERFACING TO DETECTOR FOR AGC OPERATION

The AD8348 can be interfaced with a detector such as the AD8362 rms-to-dc converter to provide an automatic signalleveling function for the baseband outputs.


Figure 55. AD8362 Configuration for AGC Operation
Assuming the I and Q channels have the same rms power, the mixer output (or the output of the baseband filter) of one channel can be used as the input of the AD8362. The AD8362 should be operated in a region where its linearity error is small. Also, a voltage divider should be implemented with an external resistor in series with the $200 \Omega$ input impedance of the AD8362 input. This attenuates the AD8348 mixer output so that the AD8362 input is not overdriven. The size of the resistor between the mixer output and the AD8362 input should be chosen so that the peak signal level at the input of the AD8362 is about 10 dB less than the approximately 10 dBm maximum of the AD8362 dynamic range.

The other side of the AD8348 baseband output should be loaded with a resistance equal to the series resistance of the attenuating resistor in series with the AD8362's $200 \Omega$ input impedance. This resistor should be tied to the source driving VCMO so that there is no dc drawn from the mixer output.

## AD8348

The level of the mixer output (or the output of the baseband filter) can then be set by varying the setpoint voltage fed to Pin 11 (VSET) of the AD8362.

Care should be taken to ensure that blockers-unwanted signals in the band of interest that are demodulated along with the desired signal-do not dominate the rms power of the AD8362 input. This can cause an undesired reduction in the level of the mixer output. To overcome this, baseband filtering can be implemented to filter out undesired signals before the signal is presented to the AD8362.

Figure 56 shows the effectiveness of the AGC loop in maintaining a baseband amplifier output amplitude with less than 0.5 dB of amplitude error over an IF input range of 40 dB while demodulating a QPSK-modulated signal at 380 MHz . The AD8362 is insensitive to crest factor variations and therefore provides similar performance regardless of the modulation of the incoming signal.


Figure 56. AD8348 Baseband Amplifier Output vs. IF Input Power with AD8362 AGC Loop

## BASEBAND FILTERS

Baseband low-pass or band-pass filtering can be conveniently performed between the mixer outputs (IMXO and QMXO) and the input to the baseband amplifiers. Consideration should be given to the output impedance of the mixers ( $40 \Omega$ ).


Figure 57. Baseband Filter Schematic

Figure 57 shows the schematic for a $100 \Omega$, fourth-order elliptic low-pass filter with a 3 dB cutoff frequency of 20 MHz . Source and load impedances of approximately $100 \Omega$ ensure that the filter sees a matched source and load. This also ensures that the mixer output is driving an overall load of $200 \Omega$. Note that the shunt termination resistor is tied to the source driving VCMO and not to ground. This ensures that the input to the baseband amplifier is biased to the proper reference level. VCMO is not an output pin and must be biased by a low impedance source.

The frequency response and group delay of this filter are shown in Figure 58 and Figure 59.


Figure 58. Baseband Filter Response


Figure 59. Baseband Filter Group Delay

## LO GENERATION

Analog Devices has a line of PLLs that can be used for generating the LO signal. Table 4 lists the PLLs and their maximum frequency and phase noise performance.
Table 4. ADI PLL Selection Table

|  | Frequency Fin <br> (MHz) | $@ \mathbf{1 ~ k H z} \mathbf{\Phi N}$ <br> $\mathbf{d B c} / \mathbf{H z}$, <br> $\mathbf{2 0 0} \mathbf{~ k H z ~ P F D ~}$ |
| :--- | :--- | :--- |
| ADI Model | 165 | -99 |
| ADF4001BRU | -99 |  |
| ADF4001BCP | 165 | -91 |
| ADF4110BRU | 550 | -91 |
| ADF4110BCP | 550 | -78 |
| ADF4111BRU | 1200 | -78 |
| ADF4111BCP | 1200 | -86 |
| ADF4112BRU | 3000 | -86 |
| ADF4112BCP | 3000 | -89 |
| ADF4116BRU | 550 | -87 |
| ADF4117BRU | 1200 | -90 |
| ADF4118BRU | 3000 |  |

ADI also offers the ADF4360 fully integrated synthesizer and VCO on a single chip that offers differential outputs for driving the local oscillator input of the AD8348. This means that the user can eliminate the use of a balun for single-ended-to-differential conversions. The ADF4360 comes as a family of chips with six operating frequency ranges. One can be chosen depending on the local oscillator frequency required. Table 5 shows the options available.

Table 5. ADF4360 Family Operating Frequencies

| ADI Model | Output Frequency Range (MHz) |
| :--- | :--- |
| ADF4360-1 | 2150 to 2450 |
| ADF4360-2 | 1800 to 2150 |
| ADF4360-3 | 1550 to 1950 |
| ADF4360-4 | 1400 to 1800 |
| ADF4360-5 | 1150 to 1400 |
| ADF4360-6 | 1000 to 1250 |
| ADF4360-7 | Lower frequencies set by external L |

## EVALUATION BOARD

Figure 60 shows the schematic for the AD8348 evaluation board. Note that uninstalled components are indicated with the OPEN designation. The board is powered by a single supply in the range of 2.7 V to 5.5 V . Table 6 details the various configuration options of the evaluation board. Table 7 shows the various jumper configurations for operating the evaluation board with different signal paths.

Power to operate the board can be fed to a single $V_{s}$ test point located near the LO input port at the top of the evaluation board. A GND test point is conveniently provided next to the $\mathrm{V}_{\mathrm{s}}$ test point for the return path.

The device is enabled by moving Switch SW11 (at the bottom left of the evaluation board) to the ENBL position. The device is disabled by moving SW11 to the DENBL position. If desired, the device can be enabled and disabled from an external source that can be fed into the ENBL SMA connector or the VENB test point, in which case SW11 should be placed in the DENBL position.

The IF and MX inputs are selected via SW12. The switch should be moved in the direction of the desired input.

## Gain Control

For convenience, a potentiometer, R15, is provided to allow for changes in gain without the need for an additional dc voltage source. To use the potentiometer, the SW13 switch must be set to the POT position. Alternatively, an external voltage applied to either the test point or SMA connector labeled VGIN can set the gain. SW13 must be set to the EXT position when an external gain control voltage is used.

## LO Input

The local oscillator signal should be fed to the SMA Connector J21. This port is terminated in $50 \Omega$. The acceptable LO power input range is from -12 dBm to 0 dBm and must be at a frequency double that of the IF/MX frequency. Remember that the AD8348 uses a 2:1 frequency divider in the LO path to generate the internally required quadrature-phase-related LO signals.

## IF Input

The IF input should be fed into the SMA connector IFIP. The VGA must be enabled when this port is used (SW12 in the IF position). When this IF input is chosen, the signal path includes a minimum-loss attenuator to transform a $50 \Omega$ input source to the $200 \Omega$ source impedance level for which the VGA was designed. This pad provides a very broadband input match at the expense of an 11.46 dB power attenuation in the input path. It is very important to take this into account when measuring the noise and distortion performance of the unmodified board using the IFIP input; the apparent noise figure will be degraded by 11.46 dB , and the apparent IIP3 will be 11.46 dB higher than actual. If full weak-signal performance is desired from the evaluation board, the attenuator (comprising R31 and R32) should be removed and replaced with a low-loss RF transformer providing the desired 4:1 impedance ratio. When a transformer is used, IFIN should be ac-coupled to ground and not driven differentially with IFIP.

## MX Input

The evaluation board is by default set for a differential MX drive through a balun (T41) from a single-ended source fed into the MXIP SMA connector. When the MX inputs are used, the internal VGA is bypassed. To change to a differential driving source, T41 should be removed along with Resistor R42. The $0 \Omega$ R43 and R44 resistors should be installed in place of T41 to bridge the gap between the input traces. This presents a nominal

## AD8348

differential impedance of $200 \Omega$ ( $100 \Omega$ per side). The differential inputs should then be fed into SMA connectors MXIP and MXIN.

## Mixer Outputs

The I and Q mixer outputs are available through the IMXO and QMXO SMA connectors. These outputs are biased to VCMO and are not designed to drive loads smaller than $200 \Omega$. To prevent damage to test equipment that cannot tolerate dc biases, pads for series dc-blocking capacitors are provided. These pads are populated with $0 \Omega$ by default.

## Baseband Outputs

The baseband outputs are made available at the IOPP, IOPN, QOPP, and QOPN test points and SMA connectors. These outputs are not designed to be connected directly to $50 \Omega$ loads and should be presented with loads of approximately $2 \mathrm{k} \Omega$ or greater.

The dc bias level of the baseband amplifier outputs are by default tied to VREF through LK11. If desired, the dc bias level can be changed by removing LK11 and driving a dc voltage onto the VCMO test point.


Figure 60. Evaluation Board Schematic


Figure 62. Evaluation Board Top Silkscreen

## AD8348



Figure 63. Evaluation Board Bottom Layer

## $\dagger$

†


Figure 64. Evaluation Board Bottom Silkscreen

Table 6. Evaluation Board Configuration Options

| Component | Function | Default Condition |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{s}, \mathrm{GND}}$ | Power supply and ground vector pins. | Not applicable |
| SW11, ENBL | Device enable: Place SW11 in the ENBL position to connect the ENBL pin to V. Place SW11 in the DENBL position to disable the device by grounding the Pin ENBL through a $50 \Omega$ pull-down resistor. The device can also be enabled via an external voltage applied to ENBL or VENB. | SW11 = ENBL |
| SW13, R15, VGIN | Gain control selection: With SW13 in the POT position, the gain of the VGA can be set using the R15 potentiometer. With SW13 in the EXT position, the VGA gain can be set by an external voltage to the SMA connector VGIN. For VGA operation, the VGA must first be enabled by setting SW12 to the IF position. | SW13 $=$ POT |
| SW12 | VGA enable selection: With SW12 in the IF position, the ENVG pin is connected to $V_{s}$ and the VGA is enabled. The IF input should be used when SW12 is in the IF position. With SW12 in the MX position, the ENVG pin is grounded and the VGA is disabled. The MX inputs should be used when SW12 is in the MX position. | SW12 $=1 \mathrm{~F}$ |
| IFIP, R31, R32 | IF inputs: The single-ended IF signal should be connected to this SMA connector. R31 and R32 form an $L$ pad that presents a $50 \Omega$ termination to the driving source. This $L$ pad introduces an 11.46 dB loss in the input signal path and should be taken into consideration when calculating the gain of the AD8348. | $\begin{aligned} & \mathrm{R} 31=57.6 \Omega \\ & \mathrm{R} 32=174 \Omega \end{aligned}$ |
| $\begin{aligned} & \text { MXIP, MXIN, } \\ & \text { T41, } \\ & \text { R41, R42, } \\ & \text { C42, C43 } \end{aligned}$ | Mixer inputs: These inputs can be configured for either differential or single-ended operation. The evaluation board is by default set for differential MX drive through a balun (T41) from a single-ended source fed into the MXIP SMA connector. To change to a differential driving source, T41 should be removed along with Resistor R42. The $0 \Omega$ Resistors R43 and R44 should be installed in place of T 41 to bridge the gap between the input traces. This will present a nominal differential impedance of $200 \Omega$ (100 $\Omega$ per side). The differential inputs should then be fed into SMA connectors MXIP and MXIN. | $\begin{aligned} & \text { T41 = M/A-COM ETK4-2T; } \\ & \text { R41 = OPEN; C42, C43 = } \\ & 1000 \mathrm{pF} ; \mathrm{R} 42=0 \Omega \end{aligned}$ |
| LK11, VCMO | Baseband amplifier output bias: Installing LK11 connects VREF to VCMO. This sets the bias level on the baseband amplifiers to VREF, which is equal to approximately 1 V . Alternatively, with LK11 removed, the bias level of the baseband amplifiers can be set by applying an external voltage to the VCMO test point. | LK11 installed |
| $\begin{gathered} \text { C8, C9, R4, R5 } \\ \text { (I and Q) } \end{gathered}$ | Baseband amplifier outputs and output filter: Additional low-pass filtering can be provided at the baseband output with these filters. | $R 4, R 5=0 \Omega$ |
| C10 (I and Q) | Mixer output dc-blocking capacitors: The mixer outputs are biased to VCMO. To prevent damage to test equipment that cannot tolerate dc biases, C10 is provided to block the dc component, thus protecting the test equipment. | $\mathrm{C} 10=0 \Omega$ |
| $\begin{aligned} & \text { C1 to C7, } \\ & \text { R1, R2, } \\ & \text { L1 to L3 } \\ & \text { (I and Q) } \end{aligned}$ | Baseband filter: These components are provided for baseband filtering between the mixer outputs and the baseband amplifier inputs. The baseband amplifier input impedance is high and the filter termination impedance is set by R2. See Table 7 for the jumper settings. | All $=$ OPEN |
| LK5 (I and Q) | Offset compensation loop disable: Installing these jumpers will disable the offset compensation loop for the corresponding channel. | LK5x = OPEN |

Table 7. Filter-Jumper Configuration Options

| Condition | LK1x | LK2x | LK3x | LK4x |
| :--- | :--- | :--- | :--- | :--- |
| xMXO to xAIN Directly | $\bullet$ |  | $\bullet$ |  |
| xMXO to xAIN via Filter |  | $\bullet$ | $\bullet$ |  |
| xMXO to J1x Directly, xAIN Unused |  |  |  |  |
| xMXO to J1x via Filter, xAIN Unused |  |  |  |  |
| Drive xAIN from J1x | $\bullet$ |  |  | $\bullet$ |

## AD8348

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153AE
Figure 65. 28-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-28)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD8348ARU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package [TSSOP] | RU-28 |
| AD8348ARU-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 -Lead Thin Shrink Small Outline Package [TSSOP] 7"Tape and Reel | RU-28 |
| AD8348ARUZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package [TSSOP] | RU-28 |
| AD8348ARUZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package [TSSOP] 7"Tape and Reel | RU-28 |
| AD8348-EVAL |  | Evaluation Board |  |

${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.


[^0]:    Rev. A
    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

[^1]:    ${ }^{1}$ These parameters are guaranteed but not tested in production. Limits are $\pm 6 \Sigma$ from the mean.

